Abstract-An ultra broadband MMIC amplifier is designed using InP double-heterojunction bipolar transistors and its onchip measurements are reported. The multi-cell distributed amplifier uses four gain cells where each consists of a common collector input stage followed by a cascode gain stage. The chip includes bias, decoupling and terminating circuits for the dc and RF interconnects; it measures 0.72 mm by 0.4 mm. It consumes 210 mW of power and can deliver up to 5.5 dBm of output power at 195 GHz. The amplifier achieves an average gain of 13.5 dB with an overall bandwidth over 200 GHz and a ± 2 dB gain ripple. The measurements indicate that this is the widest band dc-coupled amplifier reported to date and has the highest bandwidth reported among non-cascaded distributed amplifiers.
I. INTRODUCTION
In today's electronic systems with ultra broadband communication links and the requirements for systems that can handle data at rates exceeding 100 Gbit/s, ultra-broadband amplifiers with high gain and high linearity have become a hot topic in research. Although traditionally distributed amplifiers (DA) have been designed using field effect devices [1] , bipolar devices as such devices have advantages in terms of gain and linearity. The continuation of this trend was made possible with the introduction of newer fabrication techniques and materials, such as SiGe, InP and InGaP, that push the f t and gain of the transistors into regions approaching the THz.
Distributed amplification is a design technique often used in order to achieve the gain and bandwidth requirements [1] . By connecting multiple, normally identical, amplification stages in input and output artificial transmission line (ATL) arrangements, the stage gains adds up while the bandwidth does not deteriorate as it would in cascaded topologies.
For bipolar based DAs, the gain stage is typically a simple common emitter (CE) cell, but recent works have utilized cascode cells in order to benefit of their higher bandwidth and high frequency gain compared to their CE counterparts. Multiple cell distributed amplification with bandwidths higher than 220 GHz has been demonstrated recently using cascode cells [2] - [5] . The cascode gain cell solves the serious bandwidth limitation associated with Miller capacitance of the CE, however an important gain limitation still exists in the form of the resistive input impedance of the cascode. That in turn means that the input transmission line will be lossy, thus introducing more attenuation for every successive gain cell, eventually resulting in a zero net gain with added cells [6] .
In this work we demonstrate a practical implementation and measurements of a distributed amplifier with cells comprising a common collector (CC) input stage followed by a cascode gain stage, in a topology similar to that proposed by Kobayashi etal in [7] . The common collector transforms the input capacitance of the cascode (C π ) to a negative impedance at the input, reducing the input losses of the ATL. This, however, comes at the expense of extra power consumed by the CC stage. DAs based on the the common collector-cascode (CC-cascode) topology have been reported using InP double heterojunction bipolar transistor (DHBT) to achieve 120 GHz bandwidth [8] .
II. DESIGN
The amplifier is designed in an InP double heterojunction bipolar transistor process with 250 nm emitter width provided by Teledyne Scientific Company. The process has a current unity-gain frequency (f t ) of 350 GHz and a maximum frequency of oscillation (f max ) of 650 GHz. The HBT models were also provided by Teledyne Scientific company. The process is described in more detail in [2] .
A. Cell Design
The proposed topology enhances the previous design described in [2] by including a common collector stage at the input of each gain cell. The schematic of the cell is shown in Fig. 1 . The current of transistor Q1 is selected to achieve optimum matching of each cell to the input ATL and to the cascode gain stage that follows it.
The main gain stage is composed of transistors in a cascode configuration with a 100 μm inter-stage peaking transmission line between them, and an additional 60 μm peaking transmission line between the collector of the common base stage and the output ATL. The cascode topology increases the bandwidth by diminishing the effects of the Miller capacitance of Q2 and provides increased isolation between the output and input of the gain cell. The bias current of the 2 cascode-stage identical transistors Q2 and Q3 is optimized for the best possible bandwidth and acceptable gain.
B. Amplifier Design
The artificial transmission lines (ATL) were designed to achieve approximately 50 Ω matching across the whole band of operation, from near dc to 200 GHz. M-sections [1] were used at the output line to enhance the high frequency behaviour through using 60 μm peaking transmission line at the collector of Q3. The complete DA schematic is shown in Fig. 2 .
The L-sections in both the input and output line have a length of 80 μm or 2×40 μm. The first and last segments on each line however, are not half-length, but have been cooptimized for the best input and output matching based on the simulated performance of the design. The input line includes an 80 μm open stub to improve the input matching.
Both the input and output ATLs are designed to have 50 Ω impedance and to, respectively, accomodate the CC base bias current (from V bb ) and the cascodes collector bias current (from V cc ), to pass through. The termination resistances on both ATLs were optimized to 45 Ω. The dc decoupling on chip is done with 1 pF capacitors placed close to dc pads.
The CC collector bias voltage (V ef ) and the cascode base bias voltage (V casc ), use small decoupling capacitors on each cell as seen in Fig. 1 . The input and output RF pads (V in , V out ) do not include dc blocking capacitors since the amplifier is designed to operate from dc.
III. RESULTS
A microphotograph of the amplifier chip is shown in Fig. 3 where the dc pads, RF pads and a single cell are highlighted. The chip has dimensions of 720 μm×400 μm.
A. Measurement Setup
Since the bandwidth of the DA is so wide, there is no single measurement setup to cover the whole spectrum. Due to the lack of such equipment, the measurement was separated into three different bands of interest: 100 MHz -67 GHz, 70 GHz -120 GHz and 140 GHz -220 GHz. The low frequency (100 MHz -67 GHz) measurements were done with Anritsu ME7838A vector network analyzer (VNA) with included dcblock capacitors, via coaxial Cascade Infinity 67 GHz GSG probes. The 75 GHz -110 GHz measurements were done using Keysight PNA-X N5247A with VDI WR-10 frequency extenders and WR-10 waveguide probes. The 140 GHz -220 GHz measurements were done in a similar fashion using VDI WR-5.1 frequency extenders and WR-5.1 waveguide probes. The splitting of the bandwidth in different bands resulted in a non-continuous frequency response.
The measurements were done under two different dc bias conditions, optimized empirically for maximum bandwidth and for higher gain respectively. The biasing was done via dc-probes which included additional dc-decoupling capacitors. The bias voltages and currents for the two bias conditions are given in Table I .
The tile was mounted on a 300 μm thick lossy silicon substrate in order to reduce substrate resonances [9] . Additionally, for the high frequency measurements, great care has been taken to probe at the very edge of the RF pads, in order to avoid the introduction of an open stub behind the probe tip which would negatively affect the matching [10] .
B. Small Signal Response
The measured S-parameters of the DA and its simulated results (dashed line) are presented in Fig. 4 . The DA has a gain of gain of 13.5 dB ±2 dB and a measured 3 dB point at 207 GHz. In the low frequency region, the measurements show a resonance peak at 5 GHz in the S 21 which matches a resonance in S 11 and S 22 . These may be attributed to the combination of dc-probe inductances and insufficient dcdecoupling and would be expected to disappear when mounting the MMIC on a carrier board and using additional dcdecoupling capacitors on the dc bias supplies.
A comparison between the simulated and measured Sparameters indicates some disagreement and that the simulation over-estimates the bandwidth by ≈ 15%. This is not surprising, especially given the potential lack of accuracy of the device models provided in the design kit at high frequencies.
When the DA is driven in the high gain bias configuration, the average gain increases to 16.5 dB but the bandwidth suffers compared to the high bandwidth configuration and is reduced to nearly 140 GHz. The main physical effect that facilitates this performance change is the increase of Vcc, which in turn increases the current density of the cascode configured transistors. The higher current increases the gain, but the output impedance of the cascode changes, which in affects both the peaking of the cell and the ATL overall impedance.
C. Large Signal Response
Two different measurement setups were utilized to measure the output power of the amplifier. A 100 MHz -100 GHz measurement with input power ranging from -30 dBm to -7.5 dBm, in which the DA was biased at the high gain configuration and a 140 GHz -220 GHz measurement, with input power between -25 dBm to -5 dBm in which the DA was biased at the high bandwidth configuration.
From the measurements, S 21 and P in data were extracted and the output power was calculated from (1). The resulting plots for several frequency points are presented in Fig. 5 . Fig. 5 shows that in the high gain configuration the compression point is around -9 dBm of input power and it remains relatively unaffected by frequency variation. The calculated output power at the 1 dB compression point is close to 6.7 dBm for 20 GHz and drops to 3.7 dBm at 100 GHz.
In the high bandwidth bias condition, at 195 GHz, the compression behaviour is similar to that of the high gain condition. The calculated output power 1 dB compression point is, however, lower at 1.9 dBm due to the reduced gain at this frequency. At the highest input power, the amplifier can output up to 5.5 dBm of power without reaching saturation. More detailed results from the aforementioned measurements are presented in Table II .
D. Comparison with literature
A comparison of the designed DA with other state-of-the-art DAs found in literature is presented in Table III .
As shown in the table, the amplifier presented in this paper has the highest bandwidth of all single ended, single stage, multi-cell distributed amplifiers. To the authors best knowledge, there is only one design with higher bandwidth; a two-stage single cell distributed amplifier presented in [2] . However, that amplifier had input, output and dc-blocking capacitors in order to cascade the two stages, therefore suffers in the lower end of the frequency spectrum and can not function at dc. The CC-cascode amplifier described in this work is more suitable for applications where performance down to dc is required and therefore is usable in ultra high bit rate optical communication links where no line coding is used and therefore long strings of 1's and 0's may be encountered [14] . However, the power consumption would suffer in that case due to the current consumption of the termination resistor. With a 207 GHz bandwidth and a GBW product of 980 GHz, this amplifier has the widest bandwidth of all reported distributed amplifiers operating from dc, although with a higher power consumption, due to the use of the additional common collector stages. Furthermore, it is our view that this amplifier is the best performing ultra wide band amplifier to-date, in terms of its power handling capabilities; up to 5.5 dBm output power can be reached at frequencies up to 195 GHz without saturation.
IV. CONCLUSION
A dc to 207 GHz ultra-broadband amplifier is reported with an average gain of 13.5 dB and a gain ripple of ± 2 dB giving it a gain-bandwidth product of 980 GHz. The amplifier is a 4 cell distributed amplifier where each cell is a CC-cascode configuration designed with optimized artificial transmission lines to allow extended bandwidth operation.
Comparison of the measured to the simulated S-parameters show slight overestimation of the bandwidth which is attributed to the possibility of inaccurate device models at high frequencies. The amplifier is measured to provide uncompressed output power of 1.9 dBm and up to 5.5 dBm at 195 GHz without saturating. The amplifier MMIC consumes 210 mW of power.
To the authors' best knowledge, given the over 200 GHz bandwidth, this amplifier sets the world record in being the widest band reported amplifier operating from DC.
